Introduction
The permanent of an n n matrix X = x ij ] is de ned as follows:
;n x i; (i) ; where S n is the set of all permutation functions on n elements. Despite its similarity with the determinant polynomial, the permanent is believed to be much harder to compute than the determinant 7] .
In 1], Jerrum and Snir showed that algebraic circuits over certain semirings require exponential size to compute the permanent polynomial. In particular, their lower bound applies to the semiring of reals, with the usual multiplication and addition operators. Since there are no additive inverses, circuits over such an algebra can only compute \monotone" polynomials, that is, polynomials with positive coe cients. To re ect this, we refer to circuits over the semiring of reals as monotone arithmetic circuits. Such circuits are distinct from monotone Boolean circuits studied by Razborov in 3] .
We consider the problem of computing the permanent of matrices with only 0-1 entries. This version of the permanent problem has a natural interpretation for graphs: if the n n 0-1 matrix X This work was supported in part by NSF grant CCR-9200878.
represents a bipartite graph U V with n vertices in each partition such that x ij = 1 i there is an edge between vertex i 2 U and vertex j 2 V , then PERM X] counts the number of perfect matchings in the bipartite graph. Prior to the size lower bound in 1], Shamir and Snir 5] had shown a linear depth lower bound for computing the permanent polynomial using monotone arithmetic circuits. Nisan 2] gives a alternative proof of this depth result by showing an exponential formula size lower bound for non-commutative algebraic circuits.
The lower bound in 1] does not apply to monotone arithmetic circuits computing the 0-1 permanent. To see why this is the case let us consider a simple example. Suppose we were interested in computing the polynomial function f(x; y; z) = x y + y z. If x; y; z could be any real number, then the above polynomial uniquely represents f. But if x; y; z are restricted to have 0-1 values, since 0 and 1 are idempotent with respect to the multiplication operator there are in nitely many representations of f: x k 1 y k 2 + y k 3 z k 4 , where k 1 ; k 2 ; k 3 ; k 4 are positive integers possibly all di erent. Thus the circuits which compute the permanent function also compute the 0-1 permanent function. But there are many more circuits that compute the 0-1 permanent function and and some of them could perhaps have smaller size. In this paper we show that this, in fact, is not the case. We extend the framework in 1] to show that monotone arithmetic circuits require exponential size even for computing the 0-1 permanent.
Razborov 3] studied monotone Boolean circuits whereas the circuits studied here are monotone arithmetic circuits augmented with the multiplicative idempotence property (since inputs can only take on 0-1 values). In his more general model, Razborov showed a super-polynomial size lower bound for computing the Boolean permanent. The question as to whether monotone Boolean circuits require exponential size for computing the Boolean permanent remains open.
De nitions
A monotone arithmetic circuit A n over the reals ( R ) is a directed acyclic labeled graph in which nodes either have in-degree 0 or 2. Nodes with in-degree 0 are called inputs and are labeled from the set fx i j 1 i ng. There are exactly n input nodes, some of which may have out-degree > 1. The other nodes (called gates) are labeled from the set f+; g. The circuit has exactly one node with 0 out-degree and it is called the output. The size of an arithmetic circuit is the number of gates in it and its depth is the length of the longest path from any input to the output. We will assume that the circuit is strictly alternating in that the children of a + ( ) gate can only be (+, resp.) gates or inputs. This increases the size at most by a factor of 2.
Each nite A n computes a polynomial function f : R n ! R. A term is a product of elements from the set fx i j 1 i ng. We shall use var(t) to denote the set of variables in a term t.
De nition 2.1 A parse-graph G of a circuit A n is de ned inductively as follows: G includes the output of A n ; for any +-node v included in G, exactly one child of v in A n is included as its only child in G; and for any -node v included in G, both children of v in B n are included as its children in G.
Each parse-graph of a circuit A n is rooted at the output gate of A n . Every gate v of a parsegraph G computes a term which is the product of the labels on the inputs of the sub-graph rooted at v. With each A n we associate a formal polynomial P(A n ), which is the sum of the terms computed at the root of each parse-graph of A n . We note that if a parse-graph is a tree it computes a multilinear term.
De nition 2.2 Let G denote the set of parse-graphs of A n and let t(G) be the term computed at the output of parse-graph G. The formal polynomial P(A n ) of a circuit A n is
The monomials of P(A n ) have coe cients equal to +1.
Monotone Arithmetic Circuits for 0-1 Permanent
Consider the 0-1 permanent function PERM: f0; 1g n 2 ! N de ned as follows:
where X = x ij ] is an n n matrix and S n is the set of all permutation functions on n elements.
Let p denote the term Q i=1;n x k i i; (i) , for 2 S n and some integer k i . We will refer to each p as a permutation.
Throughout this section we will assume that A n 2 is a monotone arithmetic circuit computing PERM. We rst establish a canonical form for P(A n 2 ). The proofs of the following lemmas are based on the idea that since A n 2 computes PERM, P(A n 2 ) and PERM must agree on every input assignment.
Lemma 3.1 For each monomial in P(A n 2 ), there exists a 2 S n such that var(p ) var( ).
Proof: Suppose there is a monomial in P(A n 2 ) such that there is no 2 S n with var(p ) var( ). On the input assignment that sets the variables in var( ) to 1 and the rest to 0, PERM evaluates to 0 but P(A n 2 ) evaluates to 1, leading to a contradiction. 2 Lemma 3.2 For all 2 S n , there exists a 2 P(A n 2 ) such that var( ) = var(p ).
Proof: Suppose there is a 2 S n such that there is no monomial in P(A n 2 ) with var( ) = var(p ). Consider the input assignment that sets the variables in var(p ) to 1 and all the rest to 0. PERM evaluates to 1 on this input. For P(A n 2 ) to be non-zero on this input, there must exist a monomial in P(A n 2 ) such that var( ) var(p ). By lemma 3.1, this implies the existence of a 2 S n such that var(p ) var(p ), which is impossible. 2 Based on the above lemmas, P(A n 2 ) has at least n! monomials, one for each p , 2 S n . If it had any more, then on the input that assigns all variables to 1, PERM evaluates to n! but P(A n 2 ) would evaluate to a value strictly greater than n!. Thus, the above lemmas completely determine the variable sets of each monomial in P(A n 2 ) and we have, Theorem 3.1 For any monotone arithmetic circuit A n 2 computing PERM,
where each k i is a natural number.
In 1], Jerrum and Snir prove an exponential lower bound on the size of monotone arithmetic circuits A n 2 that compute the permanent function over the reals, whose formal polynomial is,
In the next section we extend their framework to show that a similar lower bound holds for monotone arithmetic circuits that compute the 0-1 permanent function. The main di erence between this result and the result in 1] is that the formal polynomial associated with the circuits used here need not be multilinear.
Adaptation of Jerrum and Snir's Framework
Let A n 2 be a monotone arithmetic circuit computing PERM. Throughout this section, we will use the fact that A n 2 has exactly n! parse-graphs, each computing a permutation term p that has exactly n variables.
De nition 4.1 For a -node , let m( ) be the number of parse-graphs of A n 2 in which appears. 
An Upper Bound on m( )
The number m( ) intuitively captures the extent of factoring employed by the circuit. Therefore a low upper bound on m( ) is helpful in obtaining a high lower bound on the number of -nodes in the circuit. A lemma similar to the one below was proven in 1] for circuits all of whose parse-graphs are trees. We show that the lemma holds even for circuits whose parse-graphs are not necessarily trees.
Let -node occur in a parse-graph G with nodes and being its children. The node \cuts" G into three pieces (not disjoint): one rooted at , one rooted at , and the rest (see Figure  1) . Call the partial monomials computed in these three parts a, b, and c, such that the monomial computed at the root of G is a b c. We will henceforth use a triple (a; b; c) to denote such a parsegraph G with -node appearing in it and thereby \cutting" G into three pieces as described above.
Now if participates in some other parse graph G 0 with the corresponding triple (a 0 ; b 0 ; c 0 ), then all terms in (a + a 0 )(b + b 0 )(c + c 0 ) must be distinct valid permutations, by theorem 3.1. When this holds, we will say that (a 0 ; b 0 ; c 0 ) is safe with respect to (a; b; c). To determine an upper bound on m( ), we need to count the number of triples (a 0 ; b 0 ; c 0 ) that are safe with respect to (a; b; c). To obtain a lower bound on the weight of a parse-graph G, we consider the number of input variables covered by G, instead of the notion of degree used in 1]. This is because P(A n 2 ) is not necessarily multilinear in our model.
De nition 4.4 For any parse-graph G a subgraph H of G is said to be a stub-graph if it satis es the following properties: (i) H is a directed graph rooted on any node of G and its associated graph is connected; (ii) the nodes of H with in-degree 0 are a subset of the nodes of G with in-degree 0 (i.e., all leaves of H are circuit inputs); (iii) for any -nodes in H that has both its children in H, if is (r; d)-present in G then the number of leaves in the subgraph of H rooted at equals r, exactly d of which are contributed by one of 's children alone. For any stub-graph H of a parse-graph of A n 2 , let v(H) denote the number of variables occurring in the in-degree 0 nodes of H.
We note that every parse-graph G must be a stub-graph. The main di erence between a parsegraph G and its stub-graph H is that unlike G not all -nodes in H need have two children. However if v(H) > 1, H must have at least one -node with both children in H. This follows from the fact that since H is a subgraph of a parse-graph all its +-nodes have exactly one child. Note also that the number of variables covered by the rst such -node starting at the root and going towards the leaves equals v(H). 2 n?1 ? 1) ), by considering the permanent equivalent of Laplace's expansion rule for the determinant polynomial. Since this upper bound applies to 0-1 permanent computation as well, the lower bound in the above theorem is tight.
Discussions
We prove an exponential lower bound on the size of monotone arithmetic circuits that compute the 0-1 permanent function. It would be interesting to generalize this result for arithmetic circuits, which are de ned exactly as monotone arithmetic circuits except that the inputs are labeled from fx i j 1 i ng f?1g. That is, negations are available.
Another generalization is of greater interest in the context of complexity classes. De ne a counting arithmetic circuit A n similarly to a monotone arithmetic circuit except that the inputs are labeled from fx i ; (1 ? x i ); 0; 1 j 1 i ng, where each x i takes values from f0; 1g. In other words, such circuits only compute functions of the form f : f0; 1g ! N.
Counting arithmetic circuits are of interest because of characterizations of popular counting classes such as ]P and ]LOGCFL in terms of these circuits 8, 9] . Two such characterizations are stated in the theorem below. The uniformity condition used below is the notion of U D -uniformity de ned by Ruzzo 4] . The size and depth of a counting arithmetic circuit is de ned as before. The degree of a counting arithmetic circuit is the algebraic degree of its formal polynomial. Theorem 5.1 8] ]P is the class of functions computable by uniform families of counting arithmetic circuits within polynomial depth and polynomial degree. ]LOGCFL is the class of functions computable by uniform families of counting arithmetic circuits within polynomial size and polynomial degree.
Therefore, extending the lower bound in this paper to hold for counting arithmetic circuits would have the interesting consequence that PERM 6 2 ] LOGCFL. This is turn would imply that ]LOGCFL is properly contained in ]P, since PERM is known to be in ]P 7]. It would also have the more severe implication that PERM 6 2 FP.
